Carbon Nanotube Field-Effect Transistors with Integrated Ohmic Contacts and High-κ Gate Dielectrics

Ali Javey,† Jing Guo,‡ Damon B. Farmer,§ Qian Wang,† Dunwei Wang,† Roy G. Gordon,|| Mark Lundstrom,‡ and Hongjie Dai*†

Department of Chemistry and Laboratory for Advanced Materials, Stanford University, Stanford, California 94305, School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907, Division of Engineering and Applied Sciences, and Department of Chemistry and Chemical Biology, Harvard University, Cambridge, Massachusetts 02138

Received December 15, 2003; Revised Manuscript Received January 10, 2004

ABSTRACT

High-performance enhancement-mode semiconducting carbon nanotube field-effect transistors (CNTFETs) are obtained by combining ohmic metal—tube contacts, high-dielectric-constant HfO₂ films as gate insulators, and electrostatically doped nanotube segments as source/drain electrodes. The combination of these elements affords high ON currents and subthreshold swings of 70−80 mV/decade and allows for low OFF currents and suppressed ambipolar conduction. The doped source and drain approach resembles that of MOSFETs and can impart excellent OFF states to nanotube FETs under aggressive vertical scaling. This presents an important advantage over devices with a metal source/drain, or devices commonly referred to as Schottky barrier FETs.

In recent years, intensive research on single-walled carbon nanotube (SWNT)-based field-effect transistors (FETs)¹⁻⁹ has revealed the excellent properties of these novel materials, including ballistic transport² and high chemical stability and robustness.¹ Nevertheless, it remains an open question as to what the ultimate nanotube FETs may be in structure and performance and how to achieve the optimum ON current and conductance, high ON/OFF current ratios, steep switching, and highly scaled gate dielectrics and channels. It has been shown recently that with high-work-function Pd contacts one can obtain zero or slightly negative Schottky barriers (SBs) to the valence bands of semiconducting tubes (for diameters of d > ~2 nm).³ This can improve the ON currents and afford low drain-bias conductance near 4e²/h. Steep switching between ON and OFF states for nanotube transistors can be achieved by the integration of thin high-κ gate dielectrics, which produces subthreshold swings close to the theoretical limit of S ≈ (k_B T/e) ln(10) = 60 mV at room temperature.⁴

Here, we report p-channel nanotube FETs composed of ohmic Pd—tube contacts and high-quality thin HfO₂ gate insulator films. The objective is to advance nanotube transistors through the integration of optimum contacts and gate dielectrics, a task that has not yet been undertaken. The structure of our nanotube FETs is shown in Figure 1b. Its operation involves the bulk switching of the segment of a nanotube underneath an Al top-gate/HfO₂ gate stack, while outside the top-gate region the two segments of the tube are electrostatically “doped” by a back gate and act effectively as source and drain (S/D) electrodes. Such nanotube device structure (named DopedSD-FETs here) has been made previously,¹,⁸ mainly for the demonstration of bulk nanotube switching that differs from SB modulation in nanotube FETs with metal as S/D (Figure 1a, denoted as MetalSD-FETs). However, the integration of ohmic contacts for ON-state optimization and detailed characteristics of the OFF states of DopedSD-FETs have not been addressed.

The fabrication of our DopedSD-FETs was similar to that described in ref 1, involving first the formation of MetalSD-FETs (Figure 1a) on SiO₂ (tox = 10 nm)/p⁺ Si substrates. Pd was used in place of Mo to contact nanotubes here. The SiO₂/Si substrates were as described in ref 9, with 100-nm SiO₂ covering most of the areas of the substrates and 10-nm SiO₂ (grown by dry oxidation) formed locally under the transistor channel regions.⁹ The Pd MetalSD-FETs (Si as the back gate) were characterized by electrical transport measurements before being subjected to the atomic layer deposition (ALD) of an ~8-nm-thick HfO₂ (κ ≈ 20) film using a
tetrakis(diethylamido)hafnium precursor at 150 °C. Top-gate electrodes were then patterned to afford DopedSD-FETs (Figure 1b). Note that in ref 1 ALD of ZrO2 at 300 °C using ZrCl4 as a precursor was employed for dielectric deposition. Compared to the ZrCl4/300 °C ALD approach, the alkylamide/150 °C approach is advantageous in two respects. First, the chloride precursor tends to cause irreversible (by, for example, annealing) unintentional p-doping of the nanotubes, resulting in depletion-mode FETs. The alkylamide ALD process does not cause such a doping effect, especially after an annealing step (at 180 °C for 2 h) following the deposition. Second, ALD at 300 °C tends to degrade the Pd–SWNT contacts and causes a significant increase in contact resistance. Such degradation is avoided by ALD at 150 °C.

The simultaneous integration of high-k gate dielectrics and high-quality Pd–tube contacts affords the highest performance DopedSD-FETs thus far (with the back gate set at a constant bias of \( V_{GS_{\text{BACK}}} \approx -2 \text{ V} \)). Figure 2 shows a representative device (tube diameter \( d \approx 2.3 \pm 0.2 \text{ nm} \)) exhibiting a transconductance of \( g_m = \frac{dI_{DS}}{dV_{DS}} \mid V_{DS} \approx 20 \mu S \) (corresponding to 5000 S/m, normalized by \( 2d \); ON-current \( I_{DS_{\text{sat}}} \approx 15 \mu A \) (\( \sim 3750 \mu A/\mu m \))) and a linear ON conductance of \( G_{ON} \approx 0.1 \times 4e^2/h \). A rough estimation shows that the observed \( g_m \) and \( I_{DS_{\text{sat}}} \) are higher than the state-of-the-art Si p-MOSFET\(^{11}\) by a factor of \( \sim 5 \) at a similar gate overdrive and better than previous DopedSD-FETs (with Mo electrodes)\(^1\) by a factor of \( \sim 3 \) because of the improved Pd–tube contacts. The subthreshold swing of the device is \( S \approx 80 \text{ mV/decade} \). The minimum current (\( I_{\text{MIN}} \)) in \( I_{DS} \)–

---

**Figure 1.** (a) Schematic device drawings for a nanotube FET with metal as S/D (MetalSD-FETs, thickness of SiO2 = 10 nm). (b) Nanotube FET with back-gate electrostatically doped nanotube segments as S/D (DopedSD-FET). The thickness of the top Al gate is \( \sim 20 \text{ nm} \). (c) Scanning electron microscopy (SEM) image of the device depicted in b. For all of our devices here, the total tube length between metal electrodes was \( \sim 2 \mu m \), and the top-gated section length was \( \sim 0.5 \mu m \). Misalignment caused differences in the lengths of the S/D tube segments.

**Figure 2.** Electrical properties of a DopedSD-FET (tube diameter \( \approx 2.3 \text{ nm} \)). (a) Transfer characteristics at different \( V_{DS} \) (dashed curve, \( V_{DS} = -0.1 \text{ V} \); dotted, \( V_{DS} = -0.2 \text{ V} \); solid, \( V_{DS} = -0.3 \text{ V} \)). (Inset) Same tube versus back gate under \( V_{DS} = 10 \text{ mV} \) in MetalSD-FET geometry prior to high-k deposition. (b) Band diagrams corresponding to \( I_{ON} \) (top), \( I_{MIN} \) (center), and \( I_{ON_{\text{channel}}} \) (bottom) regions in a. The shaded region corresponds to the top-gated nanotube section. (c) Output characteristics of the top-gated device in a.
$V_{GS}$ is relatively bias-independent (for $V_{DS} = -0.1$ to $-0.3$ V) and $I_{ON}/I_{MIN} \geq 10^4$. At higher gate voltages, ambipolar n-channel conduction is observed for this $d \approx 2.3 \pm 0.2$ nm SWNT device with $I_{ON}/I_{MIN}$ channel close to $10^5$.

We observe comparable p-channel ON states for our Pd MetalSD-FETs and DopedSD-FETs (i.e., the same devices before and after ALD and top-gate formation, respectively) with similar $I_{ON} \approx 15-20$ $\mu$A and $G_{ON} \approx 0.1 \times 4e^2/\hbar$. This suggests that high-$\kappa$ deposition does not cause degradation of the ON states. Because relatively long tubes with $L \approx 2 \mu$m are used in this work, the channel transmission is $I_{L_{\text{ball}}}/(L + L_{\text{off}}) \approx 0.1$ (nonballistic channel) where $L_{\text{off}} \approx 300$ nm is the mean free path for scattering in nanotubes at low drain biases. We note that in the future, channel-length scaling should include both the top-gated tube section and the S/D segments of the ballistic regime ($L < \sim 10$ nm) to minimize the parasitic resistance. Novel lithography approaches and self-aligned processes will be necessary to achieve this goal.

In the subthreshold region, $S \approx 70-80$ mV/decade for our DopedSD-FETs, and $S \approx 130$ mV/decade for our MetalSD-FETs. The difference appears to be due to the more efficient electrostatic gating for the high-$\kappa$/top-gate stack. The top and back gate capacitances are $C_{top} \approx 2.9$ pF/cm and $C_{back} \approx 0.38$ pF/cm, respectively, as extracted by numerically solving the 2D Poisson equation for a slice in the direction normal to the nanotube. The top-gate capacitance of $C_{top} \approx 2.9$ pF/cm is in fact near the quantum capacitance of $C_Q \approx 4$ pF/cm for SWNTs.

It is interesting to compare the minimum currents $I_{MIN}$ and n-channel leakage currents for various types of nanotube FET geometries. First, we note that the back-gated MetalSD-FETs (for tubes with $d \approx 2$ nm, $t_{ox} \approx 10$ nm) exhibit strong ambipolar conductance with high n-channel leakage currents even under a low bias of $V_{DS} = 10$ mV (Figure 2a inset). This differs from our previous MetalSD-FETs with thicker SiO$_2$ ($t_{ox} = 67$ nm) that display negligible n-channel leakage currents. The high n-channel currents for the $t_{ox} = 10$ nm case is due to tunneling currents through the thin SB (because the width of SB $\approx$ dielectric thickness $t_{ox}$) to the conduction band (CB) of the nanotube. For thick gate oxides, the minimum current is determined by thermal activation over the full band gap of the tube,

$$I_{MIN} \propto \exp\left(-\frac{E_g}{k_B T}\right)$$

which can afford $I_{ON}/I_{MIN} \approx 10^6$ even for $d > 3$ nm ($E_g < 0.4$ eV) tubes under high $V_{DS}$. Although the ambipolar conduction and minimal leakage current can be suppressed by producing highly asymmetric Schottky barrier heights for electrons (SB height $\approx E_g$) and holes (SB height $\approx 0$) when the gate oxide is thick, Figure 3a clearly shows that the situation is different for thin gate oxide MetalSD-FETs because of high tunneling currents. With aggressively scaled $t_{ox}$ and highly transparent SBs, the minimum current is governed by electron and hole thermal activation barriers.

For our $t_{ox} \approx 10$ nm MetalSD-FETs (though not yet scaled to $t_{ox} \approx 2$ nm), we indeed observe the trend of higher $I_{MIN}$ for higher $V_{DS}$ (Figure 3a). Note that it has been pointed out recently that as a result of eq 2, ultrascalable MetalSD-FETs will exhibit unacceptable OFF state leakage under useful operating voltages (e.g., $V_{DS} \approx 0.6$ V), even for devices with small-diameter tubes ($d \approx 1$ nm, $E_g \approx 0.8$ eV).

Our DopedSD-FETs exhibit low $I_{MIN}$ and much suppressed ambipolar conduction (relative to those of the MetalSD-FETs, Figure 2a inset) for $V_{DS} = -0.1$ to $-0.3$ V (Figure 2a). No significant bias dependence for $I_{MIN}$ is observed, at least for $d \approx \sim 2.3$ nm, and high $I_{ON}/I_{MIN} \approx 10^4$ can be readily obtained at $V_{DS} = -0.3$ V. These characteristics are drastically improved over those of the MetalSD-FETs, owing to the design of using nanotube segments as S/D, as predicted theoretically. The minimum leakage current is predicted to be determined by a hole activation barrier of $\Delta_p = (E_g - E_d)/2$, which can be expressed as

$$I_{MIN} \propto \exp\left(-\frac{(E_g - E_d)}{2k_B T}\right)$$

For our $t_{ox} \approx 10$ nm MetalSD-FETs (though not yet scaled to $t_{ox} \approx 2$ nm), we indeed observe the trend of higher $I_{MIN}$ for higher $V_{DS}$ (Figure 3a).
where $E_d$ is the energy spacing from the valence band edge to the Fermi level in the p-doped S/D segments (Figure 2b).\textsuperscript{14} In our experiments, $E_d$ is set by back-gate electrostatic doping under $V_{GS, BACK} \approx -2$ V, which corresponds to $E_d \approx 0.2$ eV. (The back gate efficiency for $I_{ON} = 10$ nm SiO$_2$ is $\sim 0.1$.) Equation 3 also predicts the insensitivity of $I_{MIN}$ to $V_{DS}$ as observed experimentally. The fundamental difference for the OFF state characteristics between the Metal- and DopedSD-FETs is that the latter employs doped semiconductors as S/D, much like a conventional MOSFET. Because there are no states within the band gap of the S/D electrodes, $I_{MIN}$ will be determined by activation over $\sim E_g$ as opposed to $E_d/2$ in the MetalSD-FETs. The n-channel leakage current in the DopedSD-FETs is due to band-to-band tunneling (Figure 2b, bottom drawing), which is low because high gate voltages are required to obtain $I_{in-channel}$ comparable to $I_{ON}$. The results here clearly demonstrate that DopedSD-FETs are much more vertically scalable than MetalSD-FETs and can afford a low OFF state current even for relatively large diameter ($\sim 2$ nm) tubes and high biases.

We have also characterized DopedSD-FETs for SWNTs with diameters of $\sim 1.5$ nm. The measured transfer characteristics of $d \sim 1.5$ nm ($E_g \approx 0.6$ eV) DopedSD-FETs is shown in Figure 4. Because of the presence of small but finite SBs at the Pd—tube contacts for $d < 2$ nm tubes\textsuperscript{2} and thus higher parasitic resistance, relatively low $G_{ON} \approx 0.02 \times 4e^2/h$ is measured for this device. Nevertheless, the device exhibits $S \approx 80$ mV/decade, as a result of near-MOSFET operation (instead of SB modulation). We observe high $I_{ON}/I_{OFF} \approx 10^5$ and no ambipolar conduction, suggesting excellent OFF states for DopedSD-FETs with small-diameter nanotubes (but at the expense of lower ON states).

In summary, enhancement-mode nanotube FETs with high-quality contacts, high-$x$ dielectric HfO$_2$ films, and electrostatically induced nanotube source/drain regions are demonstrated. Future tasks will include chemical doping of the nanotube S/D segments to replace back-gate electrostatic doping. Contacts with nearly-zero SBs to small-diameter SWNTs should be developed to optimize $I_{OFF}$ during vertical scaling. Strategies for channel-length scaling for DopedSD-FETs should also be devised.

Acknowledgment. This work was supported by the MARCO MSD Focus Center, DARPA Moletronics, the NSF Network for Computational Nanotechnology, and an SRC Peter Verhofstadt Graduate Fellowship (A.J.).

References


NL035185X